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Because of the  i n t e r e s t  i n  real-time FFT processing of a M!5T radar  data ,  a 
study has been made of cost-effective approaches t o  hardware FFT generation. 
Results a r e  summarized i n  Table 1. I n  t h i s  t ab le ,  the f i r s t  s i x  e n t r i e s  repre- 
sent  previously devised hardware FFT con£ igurat ions  which have been described i n  
the  open l i t e r a t u r e ,  including the estimated number of chips used and the  time 
required t o  perform a 1024-point FFT. The remaining e n t r i e s  i n  the  t a b l e  cor- 
respond t o  o r i g i n a l  designs, which presuppose the a v a i l a b i l i t y  of a microcompu- 
t e r  -- sn Apple 11+ has been assumed -- and a modestly complicated hardware 
peripheral .  These o r ig ina l  designs, a l l  of which implenent a radix-4 FFT with 
twiddle f a c t o r s ,  have been assigned model numbers t o  make them eas ie r  to  r e f e r  
to. 
The Model 10 performs a complete FFT a t  one time, and i s  implemented using 
standard TTL chips. An Apple microcomputer i s  responsible f o r  transf e r r i c g  
da ta  t o  a l a rge  s e t  of input r eg i s t e r s ,  and re t r i ev ing  the transformed r e s u l t s  
from another s e t  of output r eg i s t e r s .  The l4odel 20 i s  a much simpler design 
which calcula tes  the value of a s ing le  bu t t e r f ly  output mode, and must there- 
f o r e  be used repeatedly by the  microcomputer during the computation of a com- 
p l e t e  FFT. I n  order  t o  improve throughput, the Model 30 essen t i a l ly  uses four  
Hodel 20s i n  p a r a l l e l ,  so t h a t  a l l  four  output mode values of a s ing le  radix-4 
b u t t e r f l y  a r e  ca lcula ted simultweously.  Like the Model 30, the Model 40 pro- 
cesses  an e n t i r e  radix-4 bu t t e r f ly  a t  one time, but takes superior advantage of 
the  inherent symmetry of the FFT algorithm by u t i l i z i n g  multiplexers and control  
ROMs t o  reduce the overa l l  ch ip  count. 
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A l l  of the devices out l ined above a r e  ine f f i c i en t  from the standpoint t h a t  
they require  the Apple microcomputer t o  spend most of i t s  time t r ans fe r r ing  
' 
data  back and for th  between external  r eg i s t e r s .  Models 50 through 70 attempt 
- t o  a l l e v i a t e  t h i s  problem by u t i l i z i n g  an external  microcontroller,  i n  these 
- 
cases a Signet ics  8x305. The Model 50 uses memory access (DMA) t r a n s f e r  of the  
da ta  t o  be transformed t o  very  f a s t  external  RAM, a f t e r  which the microcontrol- 
- - - ---- l e r  d i r e c t s  the flow of data between the external  RAM and a Model 40. When the 
FFT i s  completed, the 8x305 DMAs the transformed r e s u l t s  back i n t o  Apple RAM. 
The Model 60 eliminates the DMA steps,  and 8x305 being used simply t o  t r a n s f e r  
da ta  back and fo r th  between Apple RAM and the  I / O  r e g i s t e r s  of a Xodel 40. 
Last ly ,  the Model 70 i s  very s imi lar  t o  the Model 50, but uses a Motorola 
MC6844 Direct  Mgaory Access Controller chip  t o  perform the DMAs. 
The spec i f i ca t ions  f o r  the various processors shown En Table 1 a r e  p lo t t ed  
on the graph of Figure 1. This graph indicates  t h a t  those implementations 
which a t t a i n  a r e l a t ive ly  f a s t  transformation time a l so  tend t o  possess a re la-  
t ive ly  high chip  count, regardless  of the FFT algorithm chosen. Figure 1 a l s o  
seems t o  ind ica te  tha t  once a pa r t i cu la r  FFT algorithm has been chosen, it may 
be implenented i n  a nearly endless v a r i e t y  of ways, each s t r i k i n g  a d i f f e r e n t  
compromise between the cha rac te r i s t i c s  of transform s i z e  and computation speed, 
and system s i z e  and complexity. 
I n  Figure 1, 'a l i n e  has been included which possesses a slope of -1/2, and 
which passes through the point  (1 chip, 3000 s ) ;  i t  can be seen t h a t  the data 
points  f a l l  approximately along t h i s  l ine .  I f  n i s  the chip  count of an FFT 
processor, and tc i s  the time required by the processor to  perform a 1,024- 
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Table 1. Specif ica t ions  of various FFT processors. 
TYPE NUMBER OF CHIPS 'fI>m (1,024-POINT) 
KOBYLDISRI e t  a l .  (1979) z 15 15.0 s 
LTLl and PELED, (19759 = 950 41 u s  
Mini-MAP ; CSP Inc . ( 1982 ) Z 800 4.2 ms 
C O ~ N ~ I O S  e t  a l .  (1975) 1,800 852 u s  
GROGINSKY and WORKS (1970) =10,000 9.11 m s  
FLADUNG and MERGLER (1978) 120 28.2 m s  
Compiled BASIC 5 174 s 
Model 10 61,952 21.8 u s  
Model 20 68 1 . 5 1 s  
Model 30 225 0.441 s 
Model 40 109 0,535 s 
Model 50 150 48.8 m s  
Mode1 60 153 91.7 ms 
Model 70 160 41.0 m s  
TIME (sec) 
Figure 1. Figure of merit  diagram. 
point transform, then an equation fo r  the l i n e  ,may be wr i t t en  i n  terms of these 
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I n  view of, t h i s  equation, it i s  poss ible  t o  define the following f i g u r e  of 
merit  (FM) f o r  a FFT processor : 
With t h i s  de f in i t ion ,  an FFT processor with spec i f i ca t ions  f a l l i n g  on the l i n e  
w i l l  possess an FM of approximately 100. Specif ica t ions  lying above t h i s  l i n e  
correspond t o  FMs l e s s  than 100, and spec i f i ca t ions  below the l i n e  t o  FMs 
g rea te r  than 100. Clearly,  a FFT processor with a high f i g u r e  of merit  is 
preferable  t o  a processor with a low one. 
The E'Ms corresponding t o  the  various FFT processors i n  Table 1 a r e  shrjwn 
i n  Table 2. 
The f i g u r e  of merit  represents  one way of defining the eff ic iency of a 
p a r t i c u l a r  FFT processor. By t h i s  de f in i t ion ,  it can be seen from Table 2 tha t  
the Model 10 through Model 40 processors a r e  f a i r l y  i n e f f i c i e n t  ; a s  has been 
mentioned before,  t h i s  i s  primarily due to  the l a rge  di f ference which e x i s t s  be- 
tween the computation time of the external  processor and the  time required by 
the Apple t o  t r ans fe r  da ta  back and f o r t h  between i t s e l f  and the  processor. 
Models 50, 60, and 70 FFT processors introduce various forms of 8x305 based 
external  control  i n  an attempt t o  a l l e v i a t e  t h i s  problem; the r e l a t i v e l y  high 
FM values f o r  these processors indicate  t h a t  the scheme has been largely  suc- 
cessful .  A t  l e a s t  i n  terms of ef f ic iency,  the re  appears t o  be l i t t l e  t o  choose 
between the Model 50 and 70 processors. 
A t  present ,  the Model 50 processor uses fixed point ari thmetic,  requir ing 
the  data t o  be scaled before i t  may be transformed. Easier data  handling and 
a wider range of data values would be poss ible  i f  the Model 50 were redesigned 
using f l o a t i n g  point hardware. I n  a s imi lar  vein ,  the Model 50 current ly  pos- 
sesses  no method fo r  detect ing and handling an overflow e r ro r .  A t  the very 
l e a s t ,  some method should be provided f o r  a l e r t i n g  the Apple t o  some itcorrec ' t  
t r = s f o m a t i o n  resu l t s .  Final ly  the spectacular r e s u l t s  achieved using the 
Liu-Peled algorithm (e.g., FLAUUNG and MERGLER, 1978) suggest t h a t  a system 
u t i l i z i n g  t h i s  algorithm should be investigated.  
Table 2. Figure of merit  values  of various FFT processors. 
TYPE FIGURE OF EIERIT (FM) 
KOBYLINSKI e t  a l .  (1979) 88.9 
LIU and PELED, (1975) 8,110 
Mini-14AP; CSP Inc. (1982) 112 
CORINTIlIOS e t  a l .  (1975) 109 
GROGINSKY and WORKS (1970) 0.329 
FLADUNG and MERGLER (197 8) 739 
Compil ed BASIC 69.0 
14odel 10 3.59 
Model 20 43 .O 
Model 30 13.4 
Model 40 47.2 
Model 50 27 3 
Model 60 140 
Model 70 28 6 
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